mirror of
https://github.com/54shady/kernel_drivers_examples.git
synced 2026-01-13 16:02:37 +00:00
160 lines
5.1 KiB
Plaintext
160 lines
5.1 KiB
Plaintext
|
|
hello.ko: file format elf32-littlearm
|
|
|
|
|
|
Disassembly of section .text:
|
|
|
|
00000000 <cleanup_module>:
|
|
0: e59f0008 ldr r0, [pc, #8] ; 10 <cleanup_module+0x10>
|
|
4: e3a02013 mov r2, #19
|
|
8: e59f1004 ldr r1, [pc, #4] ; 14 <cleanup_module+0x14>
|
|
c: eafffffe b 0 <printk>
|
|
10: 00000012 andeq r0, r0, r2, lsl r0
|
|
14: 0000000b andeq r0, r0, fp
|
|
|
|
Disassembly of section .init.text:
|
|
|
|
00000000 <init_module>:
|
|
0: e92d4010 push {r4, lr}
|
|
4: e3a04000 mov r4, #0
|
|
8: e59f1014 ldr r1, [pc, #20] ; 24 <init_module+0x24>
|
|
c: e3a0200d mov r2, #13
|
|
10: e5d43000 ldrb r3, [r4]
|
|
14: e59f000c ldr r0, [pc, #12] ; 28 <init_module+0x28>
|
|
18: ebfffffe bl 0 <printk>
|
|
1c: e1a00004 mov r0, r4
|
|
20: e8bd8010 pop {r4, pc}
|
|
...
|
|
|
|
Disassembly of section .ARM.exidx.init.text:
|
|
|
|
00000000 <.ARM.exidx.init.text>:
|
|
0: 00000000 andeq r0, r0, r0
|
|
4: 80a8b0b0 strhhi fp, [r8], r0 ; <UNPREDICTABLE>
|
|
|
|
Disassembly of section .ARM.exidx:
|
|
|
|
00000000 <.ARM.exidx>:
|
|
0: 00000000 andeq r0, r0, r0
|
|
4: 80b0b0b0 ldrhthi fp, [r0], r0
|
|
|
|
Disassembly of section .rodata:
|
|
|
|
00000000 <__func__.9004>:
|
|
0: 6c6c6568 cfstr64vs mvdx6, [ip], #-416 ; 0xfffffe60
|
|
4: 6e695f6f cdpvs 15, 6, cr5, cr9, cr15, {3}
|
|
8: 68007469 stmdavs r0, {r0, r3, r5, r6, sl, ip, sp, lr}
|
|
|
|
0000000b <__func__.9008>:
|
|
b: 6c6c6568 cfstr64vs mvdx6, [ip], #-416 ; 0xfffffe60
|
|
f: 78655f6f stmdavc r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
|
|
13: Address 0x0000000000000013 is out of bounds.
|
|
|
|
|
|
Disassembly of section .modinfo:
|
|
|
|
00000000 <__UNIQUE_ID_license0>:
|
|
0: 6563696c strbvs r6, [r3, #-2412]! ; 0x96c
|
|
4: 3d65736e stclcc 3, cr7, [r5, #-440]! ; 0xfffffe48
|
|
8: 004c5047 subeq r5, ip, r7, asr #32
|
|
|
|
0000000c <__module_depends>:
|
|
c: 65706564 ldrbvs r6, [r0, #-1380]! ; 0x564
|
|
10: 3d73646e cfldrdcc mvd6, [r3, #-440]! ; 0xfffffe48
|
|
...
|
|
|
|
00000015 <__UNIQUE_ID_vermagic0>:
|
|
15: 6d726576 cfldr64vs mvdx6, [r2, #-472]! ; 0xfffffe28
|
|
19: 63696761 cmnvs r9, #25427968 ; 0x1840000
|
|
1d: 312e333d teqcc lr, sp, lsr r3
|
|
21: 20302e30 eorscs r2, r0, r0, lsr lr
|
|
25: 20504d53 subscs r4, r0, r3, asr sp
|
|
29: 65657270 strbvs r7, [r5, #-624]! ; 0x270
|
|
2d: 2074706d rsbscs r7, r4, sp, rrx
|
|
31: 5f646f6d svcpl 0x00646f6d
|
|
35: 6f6c6e75 svcvs 0x006c6e75
|
|
39: 41206461 teqmi r0, r1, ror #8
|
|
3d: 37764d52 ; <UNDEFINED> instruction: 0x37764d52
|
|
41: 76327020 ldrtvc r7, [r2], -r0, lsr #32
|
|
45: Address 0x0000000000000045 is out of bounds.
|
|
|
|
|
|
Disassembly of section .rodata.str1.1:
|
|
|
|
00000000 <.rodata.str1.1>:
|
|
0: 202c7325 eorcs r7, ip, r5, lsr #6
|
|
4: 202c6425 eorcs r6, ip, r5, lsr #8
|
|
8: 20706d74 rsbscs r6, r0, r4, ror sp
|
|
c: 7325203d teqvc r5, #61 ; 0x3d
|
|
10: 7325000a teqvc r5, #10
|
|
14: 6425202c strtvs r2, [r5], #-44 ; 0x2c
|
|
18: Address 0x0000000000000018 is out of bounds.
|
|
|
|
|
|
Disassembly of section .gnu.linkonce.this_module:
|
|
|
|
00000000 <__this_module>:
|
|
...
|
|
c: 6c6c6568 cfstr64vs mvdx6, [ip], #-416 ; 0xfffffe60
|
|
10: 0000006f andeq r0, r0, pc, rrx
|
|
...
|
|
|
|
Disassembly of section .note.gnu.build-id:
|
|
|
|
00000000 <.note.gnu.build-id>:
|
|
0: 00000004 andeq r0, r0, r4
|
|
4: 00000014 andeq r0, r0, r4, lsl r0
|
|
8: 00000003 andeq r0, r0, r3
|
|
c: 00554e47 subseq r4, r5, r7, asr #28
|
|
10: 6ff61c9a svcvs 0x00f61c9a
|
|
14: ecd6616b ldfe f6, [r6], {107} ; 0x6b
|
|
18: f8bb219a ; <UNDEFINED> instruction: 0xf8bb219a
|
|
1c: a568a36a strbge sl, [r8, #-874]! ; 0x36a
|
|
20: 6e22b565 cfsh64vs mvdx11, mvdx2, #53
|
|
|
|
Disassembly of section .comment:
|
|
|
|
00000000 <.comment>:
|
|
0: 43434700 movtmi r4, #14080 ; 0x3700
|
|
4: 4728203a ; <UNDEFINED> instruction: 0x4728203a
|
|
8: 2029554e eorcs r5, r9, lr, asr #10
|
|
c: 2e362e34 mrccs 14, 1, r2, cr6, cr4, {1}
|
|
10: 6f672d78 svcvs 0x00672d78
|
|
14: 656c676f strbvs r6, [ip, #-1903]! ; 0x76f
|
|
18: 31303220 teqcc r0, r0, lsr #4
|
|
1c: 30313032 eorscc r3, r1, r2, lsr r0
|
|
20: 70282036 eorvc r2, r8, r6, lsr r0
|
|
24: 65726572 ldrbvs r6, [r2, #-1394]! ; 0x572
|
|
28: 7361656c cmnvc r1, #452984832 ; 0x1b000000
|
|
2c: 00002965 andeq r2, r0, r5, ror #18
|
|
30: 3a434347 bcc 10d0d54 <__UNIQUE_ID_vermagic0+0x10d0d3f>
|
|
34: 4e472820 cdpmi 8, 4, cr2, cr7, cr0, {1}
|
|
38: 34202955 strtcc r2, [r0], #-2389 ; 0x955
|
|
3c: 782e362e stmdavc lr!, {r1, r2, r3, r5, r9, sl, ip, sp}
|
|
40: 6f6f672d svcvs 0x006f672d
|
|
44: 20656c67 rsbcs r6, r5, r7, ror #24
|
|
48: 32313032 eorscc r3, r1, #50 ; 0x32
|
|
4c: 36303130 ; <UNDEFINED> instruction: 0x36303130
|
|
50: 72702820 rsbsvc r2, r0, #2097152 ; 0x200000
|
|
54: 6c657265 sfmvs f7, 2, [r5], #-404 ; 0xfffffe6c
|
|
58: 65736165 ldrbvs r6, [r3, #-357]! ; 0x165
|
|
5c: Address 0x000000000000005c is out of bounds.
|
|
|
|
|
|
Disassembly of section .ARM.attributes:
|
|
|
|
00000000 <.ARM.attributes>:
|
|
0: 00002e41 andeq r2, r0, r1, asr #28
|
|
4: 61656100 cmnvs r5, r0, lsl #2
|
|
8: 01006962 tsteq r0, r2, ror #18
|
|
c: 00000024 andeq r0, r0, r4, lsr #32
|
|
10: 412d3705 teqmi sp, r5, lsl #14
|
|
14: 070a0600 streq r0, [sl, -r0, lsl #12]
|
|
18: 09010841 stmdbeq r1, {r0, r6, fp}
|
|
1c: 14041202 strne r1, [r4], #-514 ; 0x202
|
|
20: 17011501 strne r1, [r1, -r1, lsl #10]
|
|
24: 19011803 stmdbne r1, {r0, r1, fp, ip}
|
|
28: 1e021a01 vmlane.f32 s2, s4, s2
|
|
2c: Address 0x000000000000002c is out of bounds.
|
|
|